Job Description

Hands on experience of coding in Verilog and VHDL.
Understanding of Power Intent, Power estimation and checks.
Experience of Design rule checks and Clock domain crossing checks using Spyglass or similar tool.
Specification writing.
IP RTL development experience.
Good knowledge of version control tools like Clearcase and Design sync.


  • Design Engineer